16 Kbit (2K x 8) nvSRAM

## Features

- 25 ns, 35 ns, and 45 ns access times

- Hands off automatic STORE on power down with external 68 μF capacitor

- STORE to QuantumTrap™ nonvolatile elements is initiated by hardware or AutoStore on power down

- RECALL to SRAM is initiated on power up

- Infinite READ, WRITE, and RECALL cycles

- 10 mA typical ICC at 200 ns cycle time

- 1,000,000 STORE cycles to QuantumTrap

- 100 year data retention to QuantumTrap

- Single 5V operation +10%

- Commercial and industrial temperature

- SOIC package

- RoHS compliance

Functional Description

The Cypress CY22E016L is a fast static RAM with a nonvolatile element incorporated in each static memory cell. The SRAM is read and written an infinite number of times, while independent, nonvolatile data resides in nonvolatile elements. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically on power down. A 68 μF or larger capacitor tied from V_{CAP} to ground guarantees the STORE operation, regardless of power down slew rate or loss of power from "hot swapping." Transfers from the nonvolatile elements to the SRAM (the RECALL operation) take place automatically on restoration of power. A hardware STORE is initiated with the $\overline{HSB}$ pin.

Logic Block Diagram

Cypress Semiconductor Corporation   •   198 Champion Court   •   San Jose, CA 95134-1709   •   408-943-2600
Document Number: 001-06727 Rev. *E

[+] Feedback

Pin Configurations


```
VCAP   [ 1 ○                            28 ]   VCC
NC     [ 2                              27 ]   WE
A7     [ 3                              26 ]   HSB
A6     [ 4                              25 ]   A8
A5     [ 5                              24 ]   A9
A4     [ 6        28-SOIC               23 ]   NC
A3     [ 7        Top View              22 ]   OE
A2     [ 8      (Not To Scale)          21 ]   A10
A1     [ 9                              20 ]   CE
A0     [ 10                             19 ]   DQ7
DQ0    [ 11                             18 ]   DQ6
DQ1    [ 12                             17 ]   DQ5
DQ2    [ 13                             16 ]   DQ4
VSS    [ 14                             15 ]   DQ3
```

Pin Definitions

Pin Name	IO Type	Description
A_0–A_{10}	Input	**Address Inputs.** Used to select one of the 2,048 bytes of the nvSRAM.
DQ0-DQ7	Input/Output	**Bidirectional Data IO Lines**. Used as input or output lines depending on operation.
$\overline{WE}$	Input	**Write Enable Input, Active LOW**. When selected LOW, this writes data on the IO pins to the address location latched by the falling edge of $\overline{CE}$.
$\overline{CE}$	Input	**Chip Enable Input, Active LOW**. When LOW, selects the chip. When HIGH, deselects the chip.
$\overline{OE}$	Input	**Output Enable, Active LOW**. The active LOW $\overline{OE}$ input enables the data output buffers during read cycles. Deasserting $\overline{OE}$ HIGH causes the IO pins to tri-state.
V_{SS}	Ground	**Ground for the Device**. Is connected to ground of the system.
V_{CC}	Power Supply	**Power Supply Inputs to the Device**.
$\overline{HSB}$	Input/Output	**Hardware Store Busy (HSB)**. When LOW, this output indicates a Hardware Store is in progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin HIGH if not connected (connection optional).
V_{CAP}	Power Supply	**AutoStore Capacitor**. Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No Connect	**No Connect.** This pin is not connected to the die.

[+] Feedback

Device Operation

The CY22E016L nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture enables storage and recall of all cells in parallel. During the STORE and RECALL operations, SRAM READ and WRITE operations are inhibited. The CY22E016L supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to one million STORE operations.

SRAM Read

The CY22E016L performs a READ cycle whenever $\overline{CE}$ and $\overline{OE}$ are LOW while $\overline{WE}$ and $\overline{HSB}$ are HIGH. The address specified on pins A_{0-10} determines which of the 2,048 data bytes are accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of t_{AA} (READ cycle 1). If the READ is initiated by $\overline{CE}$ or $\overline{OE}$, the outputs are valid at t_{ACE} or at t_{DOE}, whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the t_{AA} access time without the need for transitions on any control input pins, and remains valid until another address change or until $\overline{CE}$ or $\overline{OE}$ is brought HIGH, or $\overline{WE}$ or $\overline{HSB}$ is brought LOW.

SRAM Write

A WRITE cycle is performed whenever $\overline{CE}$ and $\overline{WE}$ are LOW and $\overline{HSB}$ is HIGH. The address inputs are stable prior to entering the WRITE cycle and must remain stable until either $\overline{CE}$ or $\overline{WE}$ goes HIGH at the end of the cycle. The data on the common IO pins IO_{0-7} is written into the memory if it is valid t_{SD}, before the end of a $\overline{WE}$ controlled WRITE or before the end of an $\overline{CE}$ controlled WRITE. Keep $\overline{OE}$ HIGH during the entire WRITE cycle to avoid data bus contention on common IO lines. If $\overline{OE}$ is left LOW, internal circuitry turns off the output buffers t_{HZWE} after $\overline{WE}$ goes LOW.

AutoStore Operation

During normal AutoStore operation, the CY22E016L draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge is used by the chip to perform a single STORE operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH}, the part automatically disconnects the V_{CAP} pin from V_{CC} and initiates a STORE operation.

Figure 1 shows the proper connection of the storage capacitor (V_{CAP}) for automatic store operation. A charge storage capacitor, having a capacity of between 68 μF and 220 μF (±20%) rated at 6V, is provided. In system power mode, both V_{CC} and V_{CAP} are connected to the +5V power supply without the 68 μF capacitor. In this mode, the AutoStore function of the CY22E016L operates

on the stored system charge as power goes down. The user must, however, guarantee that V_{CC} does not drop below 3.6V during the 10 ms STORE cycle..

Figure 1. AutoStore Mode

Figure 2. System Power Mode

[+] Feedback

If an automatic STORE on power loss is not required, then V_{CC} is tied to ground and +5V is applied to V_{CAP}. This is the AutoStore Inhibit mode where the AutoStore function is disabled. If the CY22E016L is operated in this configuration, references to V_{CC} are changed to V_{CAP} throughout this data sheet. In this mode, STORE operations are triggered with the HSB pin. It is not permissible to change between these three options at will.

To prevent unneeded STORE operations, automatic STOREs and those initiated by externally driving HSB LOW are ignored, unless at least one WRITE operation takes place since the most recent STORE or RECALL cycle. An optional pull up resistor is shown connected to HSB. This is used to signal the system that the AutoStore cycle is in progress.

Figure 3. AutoStore Inhibit Mode

Hardware STORE (HSB) Operation

The CY22E016L provides the $\overline{HSB}$ pin for controlling and acknowledging the STORE operations. The HSB pin is used to request a hardware +5V STORE cycle. When the HSB pin is driven low, the CY22E016L conditionally initiates a STORE operation after t_{DELAY}. An actual STORE cycle begins if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven low to indicate a busy condition, while the STORE (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the CY22E016L continues SRAM operations for t_{DELAY}. During t_{DELAY}, multiple SRAM READ operations take place. If a WRITE is in progress when HSB is pulled LOW, it is allowed a time, t_{DELAY}, to complete. However, any SRAM WRITE cycles requested after HSB goes LOW are inhibited until HSB returns HIGH.

The $\overline{HSB}$ pin is used to synchronize multiple CY22E016L while using a single larger capacitor. To operate in this mode, the HSB

pin is connected together to the $\overline{HSB}$ pins from the other CY22E016L. An external pull up resistor to +5V is required, since HSB acts as an open drain pull down. The V_{CAP} pins from the other CY22E016L parts are tied together and share a single capacitor. The capacitor size is scaled by the number of devices connected to it. When any one of the CY22E016L detects a power loss and asserts HSB, the common HSB pin causes all parts to request a STORE cycle. (A STORE takes place in those CY22E016L that are written since the last nonvolatile cycle.)

During any STORE operation, regardless of how it is initiated, the CY22E016L continues to drive the HSB pin LOW, releasing it only when the STORE is complete. After completing the STORE operation, the CY22E016L remains disabled until the HSB pin returns HIGH.

If $\overline{HSB}$ is not used, it is left unconnected.

Hardware RECALL (Power Up)

During power up or after any low power condition ($V_{CC} < V_{SWITCH}$), an internal RECALL request is latched. When V_{CC} once again exceeds the sense voltage of V_{SWITCH}, a RECALL cycle is automatically initiated and takes $t_{HRECALL}$ to complete.

Data Protection

The CY22E016L protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low voltage condition is detected when V_{CC} is less than V_{SWITCH}. If the CY22E016L is in a WRITE mode (both $\overline{CE}$ and $\overline{WE}$ are LOW) at power up after a RECALL or after a STORE, the WRITE is inhibited until a negative transition on $\overline{CE}$ or $\overline{WE}$ is detected. This protects against inadvertent writes during power up or brown out conditions.

Noise Considerations

The CY22E016L is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1 µF connected between V_{CC} and V_{SS}, using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduces circuit noise.

Low Average Active Power

CMOS technology provides the CY22E016L the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 4 shows the relationship between I_{CC} and READ/WRITE cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, VCC = 5.5V, 100% duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the CY22E016L depends on the following items:

1. The duty cycle of chip enable

2. The overall cycle rate for accesses

3. The ratio of READs to WRITEs

4. CMOS vs. TTL input levels

5. The operating temperature

6. The V_{CC} level

7. IO loading

[+] Feedback

Preventing STOREs

The STORE function is disabled by holding $\overline{HSB}$ HIGH with a driver capable of sourcing 30 mA at a V_{OH} of at least 2.2V, because it has to overpower the internal pull down device. The device drives $\overline{HSB}$ low for 20 ns at the onset of a STORE. When the CY22E016L is connected for AutoStore operation (system V_{CC} connected to V_{CC} and a 68 μF capacitor on V_{CAP}) and V_{CC} crosses V_{SWITCH} on the way down, the CY22E016L attempts to pull $\overline{HSB}$ LOW; if $\overline{HSB}$ does not actually get below V_{IL}, the part stops trying to pull $\overline{HSB}$ low and abort the STORE attempt.

Table 1. Hardware Mode Selection

$\overline{CE}$	$\overline{WE}$	$\overline{HSB}$	A10–A0	Mode	IO	Power
H	X	H	X	Not Selected	Output High Z	Standby
L	H	H	X	Read SRAM	Output Data	Active
L	L	H	X	Write SRAM	Input Data	Active
X	X	L	X	Nonvolatile STORE	Output High Z	I_{CC2}

Figure 4. Current versus Cycle Time (READ)

Figure 5. Current versus Cycle Time (WRITE)

[+] Feedback

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature .... −65°C to +150°C

Ambient Temperature with
Power Applied .... −55°C to +125°C

Supply Voltage on V_{CC} Relative to GND .... −0.5V to 7.0V

Voltage Applied to Outputs
in High Z State .... −0.5V to V_{CC} + 0.5V

Input Voltage... −0.5V to Vcc+0.5V

Transient Voltage (greater than 20 ns) on
Any Pin to Ground Potential .... −0.5V to V_{CC} + 2.0V

Package Power Dissipation
Capability (T_A = 25°C) 1.0W

Surface Mount Lead Soldering
Temperature (3 Seconds) .... +260°C

Output Short Circuit Current [1] .... 15 mA

Static Discharge Voltage... > 2001V
(MIL-STD-883, Method 3015)

Latch Up Current .... > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	4.5V to 5.5V
Industrial	-40°C to +85°C	

DC Electrical Characteristics

Over the Operating Range (V_{CC} = 4.5V to 5.5V) [2]

Parameter	Description	Test Conditions		Min	Max	Unit
I_{CC1}	Average V_{CC} Current	t_{RC} = 25 ns t_{RC} = 35 ns t_{RC} = 45 ns Dependent on output loading and cycle rate. Values obtained without output loads. I_{OUT} = 0mA.	Commercial		85 75 65	mA mA mA
			Industrial		75	mA
I_{CC2}	Average V_{CC} Current during STORE	All Inputs Do Not Care, V_{CC} = Max Average current for duration t_{STORE}			3	mA
I_{CC3}	Average V_{CC} Current at t_{AVAV} = 200 ns, 5V, 25°C Typical	$\overline{WE}$ > (V_{CC} − 0.2). All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads.			10	mA
I_{CC4}	Average V_{CAP} Current during AutoStore Cycle	All Inputs Do Not Care, V_{CC} = Max Average current for duration t_{STORE}			2	mA
I_{SB}	V_{CC} Standby Current	$\overline{CE}$ > (V_{CC} − 0.2). All others V_{IN} < 0.2V or > (V_{CC} − 0.2V). Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.			2.5	mA
I_{ILK}	Input Leakage Current	V_{CC} = Max, V_{SS} ≤ V_{IN} ≤ V_{CC}		-1	+1	μA
I_{OLK}	Off State Output Leakage Current	V_{CC} = Max, V_{SS} ≤ V_{IN} ≤ V_{CC}, $\overline{CE}$ or $\overline{OE}$ > V_{IH}		-5	+5	μA
V_{IH}	Input HIGH Voltage			2.2	V_{CC} + 0.5	V
V_{IL}	Input LOW Voltage			V_{SS} − 0.5	0.8	V
V_{OH}	Output HIGH Voltage	I_{OUT} = −4 mA except $\overline{HSB}$		2.4		V
V_{OL}	Output LOW Voltage	I_{OUT} = 8 mA except $\overline{HSB}$			0.4	V
V_{BL}	Logic '0' on $\overline{HSB}$	I_{OUT} = 3 mA			0.4	V

Notes
1. Outputs shorted for no more than one second. No more than one output shorted at a time.
2. Typical conditions for the Active Current shown on the front page of the data sheet are average values at 25°C (room temperature) and V_{CC} = 5V. Not 100% tested.

[+] Feedback

Capacitance

These parameters are guaranteed but not tested.

Parameter	Description	Test Conditions	Max	Unit
C_{IN}	Input Capacitance	$T_A = 25°C$, f = 1 MHz, $V_{CC} = 0$ to 3.0 V	8	pF
C_{OUT}	Output Capacitance		7	pF

Thermal Resistance

These parameters are guaranteed but not tested.

Parameter	Description	Test Conditions	28-SOIC	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	TBD	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)		TBD	°C/W

AC Test Loads

AC Test Conditions

Input Pulse Levels.. 0V to 3V
Input Rise and Fall Times (10% - 90%)........................ $\leq$5 ns
Input and Output Timing Reference Levels.....................1.5V

[+] Feedback

AC Switching Characteristics

Parameter		Description	25 ns Part		35 ns Part		45 ns Part		Unit
Cypress Parameter	Alt. Parameter		Min	Max	Min	Max	Min	Max	
SRAM Read Cycle									
t_{ACE}	t_{ACS}	Chip Enable Access Time		25		35		45	ns
t_{RC} [4]	t_{RC}	Read Cycle Time	25		35		45		ns
t_{AA} [5]	t_{AA}	Address Access Time		25		35		45	ns
t_{DOE}	t_{OE}	Output Enable to Data Valid		10		15		20	ns
t_{OHA} [5]	t_{OH}	Output Hold After Address Change	5		5		5		ns
t_{LZCE} [6]	t_{LZ}	Chip Enable to Output Active	5		5		5		ns
t_{HZCE} [6]	t_{HZ}	Chip Disable to Output Inactive		10		13		15	ns
t_{LZOE} [6]	t_{OLZ}	Output Enable to Output Active	0		0		0		ns
t_{HZOE} [6]	t_{OHZ}	Output Disable to Output Inactive		10		13		15	ns
t_{PU} [3]	t_{PA}	Chip Enable to Power Active	0		0		0		ns
t_{PD} [3]	t_{PS}	Chip Disable to Power Standby		25		35		45	ns
SRAM Write Cycle									
t_{WC}	t_{WC}	Write Cycle Time	25		35		45		ns
t_{PWE}	t_{WP}	Write Pulse Width	20		25		30		ns
t_{SCE}	t_{CW}	Chip Enable to End of Write	20		25		30		ns
t_{SD}	t_{DW}	Data Setup to End of Write	10		12		15		ns
t_{HD}	t_{DH}	Data Hold After End of Write	0		0		0		ns
t_{AW}	t_{AW}	Address Setup to End of Write	20		25		30		ns
t_{SA}	t_{AS}	Address Setup to Start of Write	0		0		0		ns
t_{HA}	t_{WR}	Address Hold After End of Write	0		0		0		ns
t_{HZWE} [6,7]	t_{WZ}	Write Enable to Output Disable		10		13		14	ns
t_{LZWE} [6]	t_{OW}	Output Active After End of Write	5		5		5		ns

AutoStore Power Up RECALL

Parameter	Description	CY22E016L		Unit
		Min	Max	
$t_{HRECALL}$ [8]	Power up RECALL Duration		550	μs
t_{STORE} [9]	STORE Cycle Duration		10	ms
t_{DELAY}	Time Allowed to Complete SRAM Cycle	1		μs
V_{SWITCH}	Low Voltage Trigger Level	4.0	4.5	V
V_{RESET}	Low Voltage Reset Level		3.6	V

Notes
3. These parameters are guaranteed but not tested.
4. IWE must be HIGH during SRAM Read Cycles.
5. Device is continuously selected with $\overline{CE}$ and $\overline{OE}$ both Low.
6. Measured ±200 mV from steady state output voltage.
7. If $\overline{WE}$ is Low when $\overline{CE}$ goes Low, the outputs remain in the high impedance state.
8. $t_{HRECALL}$ starts from the time V_{CC} rises above V_{SWITCH}.
9. If an SRAM Write has not taken place since the last nonvolatile cycle, no STORE will take place

[+] Feedback

Hardware STORE Cycle

Parameter	Description	CY22E016L		Unit
		Min	Max	
t_{STORE} [6]	STORE Cycle Duration		10	ms
t_{DELAY} [10]	Time Allowed to Complete SRAM Cycle	1		ms
$t_{RESTORE}$ [11]	Hardware STORE High to Inhibit Off		700	ns
t_{HLHX}	Hardware STORE Pulse Width	15		ns
t_{HLBL}	Hardware STORE Low to STORE Busy		300	ns

Switching Waveforms

Figure 6. SRAM Read Cycle Number 1: Address Controlled [3, 5, 12]

Figure 7. SRAM Read Cycle Number 2: $\overline{CE}$ Controlled [3,12]

Notes
10. Read and Write cycles in progress before $\overline{HSB}$ are given this amount of time to complete.
11. $t_{RESTORE}$ is only applicable after t_{STORE} is complete.
12. HSB must remain HIGH during READ and WRITE cycles.

[+] Feedback

Switching Waveforms (continued)

Figure 9. SRAM Write Cycle Number 1: $\overline{WE}$ Controlled [12,13]

Figure 8. SRAM Write Cycle Number 2: $\overline{CE}$ Controlled

Note
13. $\overline{CE}$ or $\overline{WE}$ is less than V_{IH} during address transitions.

[+] Feedback

Switching Waveforms (continued)

Figure 10. AutoStore or Power Up RECALL

POWER UP RECALL

BROWN OUT
NO *STROKE*
(NO SRAM WRITES)

NO RECALL
(V_{CC} DID NOT GO
BELOW V_{RESET})

BROWN OUT
AutoStore ^{TM}

NO RECALL
(V_{CC} DID NOT GO
BELOW V_{RESET})

BROWN OUT
AutoStore ^{TM}

RECALL WHEN
V_{CC} RETURNS
ABOVE VSWITCH

Figure 11. Hardware STORE Cycle

[+] Feedback

Part Numbering Nomenclature

CY 22 E 016 L- SZ 25 X C T

Option:
T-Tape and Reel
Blank - Std.

Temperature:
C - Commercial (0 to 70°C)
I - Industrial (-40°C to 85°C)

Pb-Free

Speed:
25 - 25 ns
35 - 35 ns
45 - 45 ns

Package:
SZ - 28-SOIC

Data Bus:
L - x8

Density:
016 - 16 Kb

Voltage:
E - 5.0V

nvSRAM

22 - AutoStore + Hardware Store

Cypress

[+] Feedback

Ordering Information

All the parts below are Pb-Free.

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY22E016L-SZ25XCT	51-85026	28-pin SOIC	Commercial
	CY22E016L-SZ25XC	51-85026	28-pin SOIC	
25	CY22E016L-SZ25XIT	51-85026	28-pin SOIC	Industrial
	CY22E016L-SZ25XI	51-85026	28-pin SOIC	
35	CY22E016L-SZ35XCT	51-85026	28-pin SOIC	Commercial
	CY22E016L-SZ35XC	51-85026	28-pin SOIC	
35	CY22E016L-SZ35XIT	51-85026	28-pin SOIC	Industrial
	CY22E016L-SZ35XI	51-85026	28-pin SOIC	
45	CY22E016L-SZ45XCT	51-85026	28-pin SOIC	Commercial
	CY22E016L-SZ45XC	51-85026	28-pin SOIC	
45	CY22E016L-SZ45XIT	51-85026	28-pin SOIC	Industrial
	CY22E016L-SZ45XI	51-85026	28-pin SOIC	

Package Diagrams

28-Pin(300 Mil) Molded SOIC

NOTE :

1. JEDEC STD REF MO-119

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH,BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE

3. DIMENSIONS IN INCHES   MIN.
                           MAX.

4. PACKAGE WEIGHT 0.85gms

	PART #
S28.3	STANDARD PKG.
SZ28.3	LEAD FREE PKG.

PIN 1 ID

0.291[7.39]
0.300[7.62]

0.394[10.01] *
0.419[10.64]

0.026[0.66]
0.032[0.81]

0.697[17.70]
0.713[18.11]

SEATING PLANE

0.092[2.33]
0.105[2.67]

0.004[0.10] *
0.0118[0.30]

0.013[0.33]
0.019[0.48]

0.050[1.27]
TYP.

0.004[0.10] *

0.015[0.38]
0.050[1.27]

0.0091[0.23] *
0.0125[3.17]

51-85026-*D

[+] Feedback

Document History Page

Document Title: CY22E016L 16 Kbit (2K x 8) nvSRAM Document Number: 001-06727				
REV.	**ECN NO.**	**Issue Date**	**Orig. of Change**	**Description of Change**
**	427789	See ECN	TUP	New data sheet
*A	437321	See ECN	TUP	Show data sheet on external Web
*B	472053	See ECN	TUP	Updated Part Numbering Nomenclature and Ordering Information
*C	503290	See ECN	PCI	Converted from Advance to Preliminary Changed the term "Unlimited" to "Infinite" Removed Industrial Grade mention Corrected V_{IL} min specification from (V_{CC} - 0.5) to (V_{SS} - 0.5) Updated Part Nomenclature Table and Ordering Information Table
*D	1349963	See ECN	UHA/SFV	Changed from Preliminary to Final. Updated AC Test Conditions. Updated Ordering Information Table
*E	2427986	See ECN	GVCH	Move to external web

[+] Feedback